

# SPICE Device Model SUU/SUD50N04-25P

### **Vishay Siliconix**

## N-Channel 40-V (D-S) 175°C MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- · Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

## **SPICE Device Model SUU/SUD50N04-25P**

## **Vishay Siliconix**



SPECIFICATIONS (T <sub>J</sub> = 25°C UN	NLESS OTHERW	VISE NOTED)			
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static	-		-		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.5		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS}~\geq 5~V,~V_{GS}$ = 10 $V$	494		Α
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A	0.018	0.016	Ω
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A	0.021	0.020	
Forward Voltage <sup>a</sup>	$V_{SD}$	I <sub>S</sub> = 10 A	0.86	0.87	V
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS}$ =15V, $I_{D}$ = 15 A	31	42	S
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 MHz	1376	1195	pF
Output Capacitance	C <sub>oss</sub>		152	150	
Reverse Transfer Capacitance	C <sub>rss</sub>		68	80	
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS}$ = 20 V, $V_{GS}$ = 10 V, $I_{D}$ = 30 A	22	25	пС
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 30 A	11	11.4	
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		3.2	3.2	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		4.2	4.2	


- Notes a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2\%.$  b. Guaranteed by design, not subject to production testing. c. Independent of operating temperature.





# SPICE Device Model SUU/SUD50N04-25P


## Vishay Siliconix


#### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.